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Abstract—The complexity of analog VLSI systems is often 
limited by the number of pins on a chip rather than by the die 
area. Currently, many analog parameters and biases are stored 
off-chip. Moving parameter storage on-chip could save pins and 
allow us to create complex programmable analog systems. In 
this paper, we present a design for an on-chip nonvolatile analog 
memory cell that can be configured in addressable arrays and 
programmed easily. We use floating-gate MOS transistors to store 
charge, and we use the processes of tunneling and hot-electron 
injection to program values. We have fabricated two versions 
of this design: one with an nFET injection mechanism and one 
with a pFET injection mechanism. With these designs, we achieve 
greater than 13-bit output precision with a 39-dB power-supply 
rejection ratio and no crosstalk between memory cells.
I. DEFINITION OF AN E-PO T
M O D E R N  a n a lo g , n e u ro m o rp h ic , o r  m ix e d -m o d e  V L S I 
c h ip s  ty p ic a lly  h a v e  la rg e  n u m b e rs  o f  in p u ts  a n d  a n a lo g  
p a ra m e te rs , a n d  th e  n u m b e r  o f  a v a ila b le  p in s  is  o f te n  a  l im itin g  
fa c to r  in  th e s e  sy s te m s . O fte n , th e s e  p a ra m e te rs  a n d  o th e r  b ia se s  
a re  s to re d  o ff-c h ip  as v o lta g e s  p ro g ra m m e d  b y  p o te n tio m e te rs  
o r  o th e r  so u rc e s , o n e  p in  p e r  v a r ia b le  (s e e  F ig . 1 ). P in s  a re  a lso  
n e e d e d  fo r  in p u ts  a n d  o u tp u ts . T h e  n u m b e r  o f  p in s  a v a ila b le  o n  
a  c h ip  is  l im ite d  b y  th e  p e r im e te r  o f  th e  c h ip , w h ic h  g ro w s  as th e  
sq u a re  ro o t  o f  d ie  a rea . I f  w e  c o u ld  m o v e  th e  a n a lo g  p a ra m e te rs  
a n d  c irc u it  b ia s e s  o n to  th e  c h ip , w e  w o u ld  sa v e  m o re  p in s  fo r  
in p u t, o u tp u t, a n d  d ia g n o s tic s  ( s e e  F ig . 1 ) . A lso , s to r in g  b ia se s  
o n -c h ip  c o u ld  s ig n if ic a n tly  re d u c e  c irc u it  b o a rd  c o m p le x ity .
I f  w e  th in k  o f  p o te n tio m e te rs  as e a s ily  m o d if ia b le  v o lta g e  
so u rc es , th e n  w e  w o u ld  l ik e  to  b u ild  a n  e le c tro n ic  v e rs io n  o f  
th e  p o t, a n  e-p o t, th a t  c a n  b e  p la c e d  o n  th e  c h ip  i ts e lf . I f  la rg e  
n u m b e rs  o f  th e s e  c e lls  c a n  b e  p la c e d  o n  o n e  c h ip , th e n  th e y  w ill 
su p p ly  m o re  b ia s e s  th a n  c o u ld  th e  fe w  p in s  re q u ire d  to  p ro g ra m  
th em . W e  h a v e  th e  fo llo w in g  re q u ire m e n ts  fo r  o u r  e -p o t.
1) N o n v o la tile :  A n  e -p o t  m u s t  m a in ta in  its  s ta te  in d e f in ite ly  
in  th e  a b se n c e  o f  p o w er.
Manuscript received April 2000; revised November 2000. This work was sup­
ported by the Center for Neuromorphic Systems Engineering under the National 
Science Foundation’s Engineering Research Center Program. The work of R. 
R. Harrison was supported by DARPA and NIMH under grants. This paper was 
recommended by Associate Editor T. S. Lande.
R. R. Harrison is with the Electrical Engineering Department, University of 
Utah, Salt Lake City, UT 84112 USA (e-mail: harrison@ee.utah.edu).
J. A. Bragg, P. Hasler, and S. P. Deweerth are with the Department of Elec­
trical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA 
30332-0250 u Sa  (e-mail: phasler@ee.gatech.edu).
B. A. Minch is with the School of Electrical Engineering, Cornell University, 
Ithaca, NY 14853 USA.
Publisher Item Identifier S 1057-7130(01)02012-2.
Fig. 1. Using electronic potentiometers (e-pots). (a) On typical analog VLSI 
chips, many of the pins are consumed by bias voltages set with off-chip 
potentiometers. (b) By storing these voltages on-chip, many pins are freed for 
I/O.
2 ) S m a ll:  W e  w o u ld  l ik e  to  g e t  r e a so n a b le  n u m b e rs  o f  th e se  
d e v ic e s  o n  o n e  c h ip  in  o rd e r  to  h a v e  m a n y  “ v ir tu a l  p in s .”
3 ) F ew  P in s :  B e c a u se  o u r  g o a l is  to  sa v e  p in s , a  la rg e  a rra y  
o f  e -p o ts  sh o u ld  re q u ire  fe w  p in s  fo r  I /O  a n d  b ia se s .
4 ) W id e  V o lta g e  R a n g e :  A n  e -p o t  sh o u ld  b e  a b le  to  s to re  an y  
v o lta g e  f ro m  g ro u n d  to  th e  p o w e r-su p p ly  ra il.
5) “T w e a k a b le " :  W e  m u s t  b e  a b le  to  m o v e  a n  e -p o t’s v o lta g e  
u p  o r  d o w n  sm o o th ly , j u s t  l ik e  tu rn in g  th e  k n o b  o n  a  p o ­
ten tio m e te r .
6 ) In d iv id u a lly  A d d re s sa b le :  W e  m u s t  h a v e  c o n tro l  o v e r  
e a c h  e -p o t, l ik e  a n  a rra y  o f  re a l  p o te n tio m e te rs  (i.e ., n o  
g lo b a l e ra se  n e c e ssa ry ) .
7 ) F le x ib le  S u p p ly  V oltage: T h e  e -p o t  a r ra y  sh o u ld  fu n c tio n  
u s in g  a  w id e  r a n g e  o f  su p p ly  v o lta g e s  a n d  o n ly  re q u ire  a d ­
d itio n a l v o lta g e  so u rc es  d u r in g  th e  p ro g ra m m in g  p ro c e ss .
1057-7130/01$10.00 © 2001 IEEE
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Fig. 2. E-pot circuit schematic, (a) Single e-pot cell. The floating gate is connected to the negative input of an amplifier with feedback capacitor C / .  This pins 
the floating-gate voltage to V'ror and allows V'out to be moved from rail to rail by changing the charge of the floating gate Qce . Charge is removed from the floating 
gate through tunneling. The tunneling voltage is switched with a high-voltage differential amplifier built with lightly doped-drain nFETs. The capacitive coupling 
of the tunneling voltage to the floating gate is counterbalanced by switching a lower voltage V'comp on a larger capacitor. Charge is added to the floating gate 
through hot-electron injection. Gate 2 is a pseudo-pMOS n and  gate; we use these symbols for clarity. The high-voltage amplifier is shown in Fig. 5. The amplifier 
is a ten-transistor nFET-input wide-output-range transconductance amplifier [10]. (b) Array of e-pots with shift register used for addressing. The tunnel, inject, 
and select lines carry digital signals.
8) H ig h  P ro g ra m m in g  P re c is io n :  M o re  p re c is io n  is a lw ay s  
d e s irab le .
R e c e n t  a d v a n c e s  in  f lo a tin g -g a te  C M O S  c irc u its  o p e n  u p  th e  
p o s s ib i l i ty  fo r  b u ild in g  o n -c h ip  n o n v o la tile  e -p o ts  [1 ] - [6 ] .  In  
th is  p a p e r , w e  d e sc r ib e  a  f lo a t in g -g a te  C M O S  e -p o t  a r ra y  th a t  
m e e ts  th e  re q u ire m e n ts  l is te d  a b o v e . W e  h a v e  d e sc r ib e d  p re lim ­
in a ry  te s tin g  o f  th e se  s tru c tu re s  in  [2].
A n  e a r l ie r  f lo a t in g -g a te  m e m o ry  c e ll  w a s  b u i lt  b y  D io r io  et 
a l . [5]. O u r  e -p o t  d e s ig n  h a s  m a n y  a d v a n ta g e s  o v e r  th is  d e s ig n . 
B y  u s in g  a  h ig h -g a in  d if fe re n tia l  a m p lif ie r  in  a  fe e d b a c k  c o n ­
fig u ra tio n , w e  h a v e  e x p lic it  c o n tro l o f  th e  f lo a t in g -g a te  v o lta g e . 
In  a d d itio n , th e  o u tp u t  a m p lif ie r  h a s  n F E T  in p u ts , p re v e n tin g  
a n y  le a k a g e  re su ltin g  f ro m  p F E T  h o t-e le c tro n  in je c tio n . O u r 
m e m o ry  c e lls  a re  c o n f ig u re d  as a n  a d d re s s a b le  a r ra y  w ith  
n o  c ro ss ta lk , a n d  h ig h -v o lta g e  sw itc h e s  in  e a c h  e -p o t  m a k e  
a  g lo b a l e ra se  u n n e c e ssa ry . P ro g ra m m in g  h a s  b e e n  fu r th e r  
s im p lif ie d  b y  c a n c e llin g  th e  c a p a c itiv e  c o u p lin g  in h e re n t  in  
tu n n e lin g , a llo w in g  th e  o u tp u t  v o lta g e  to  b e  m o n ito re d  d u rin g  
th e  p ro g ra m m in g  p ro c e ss . F in a lly , o u r  c e lls  c a n  b e  d e s ig n e d  
to  u se  e ith e r  a n  n F E T - in je c to r  o r  a  p F E T - in je c to r  s tru c tu re , 
a llo w in g  fa b ric a t io n  in  s ta n d a rd  C M O S  p ro c e sse s .
II. C ir c u it  D e s c r ip t io n
T h e  c irc u it  s c h e m a tic  is sh o w n  in  F ig . 2 . W e  d e s ig n e d  a n d  
fa b ric a te d  a r ra y s  o f  e -p o ts  in  c o m m e rc ia lly  a v a ila b le  2 .0 -//m  
B iC M O S  a n d  1 ,2 -//m  a n d  0 .8 - /nm  C M O S  p ro c e sse s .
W e  c o n f ig u re d  th e  e -p o t c irc u its  in  a  o n e -d im e n s io n a l  (1 -D ) 
a rra y  a lo n g  th e  e d g e  o f  e a c h  2 .2  m m  x  2 .2  m m  c h ip . A d d re ss in g  
c irc u itry  w a s  in c lu d e d  in  th e  a r ra y s  [see  F ig . 2 (b ) ] . In  th e  2 .0 - / jm  
p ro c e ss , e a c h  e -p o t  m e a su re s  69  // in x  3 3 3  /nm, a llo w in g  23 e le ­
m e n ts  to  b e  p la c e d  in  th e  a rray . T h e  1 ,2 -//m  p ro c e ss  re d u c e d  th e  
e le m e n t s iz e  to  4 1 .4  /nm  x  2 3 1 .6  /nm, a llo w in g  u s to  p la c e  3 9  e l ­
e m e n ts  in  th e  a rray . A n  e -p o t  a r ra y  o f  a rb itra ry  le n g th  c o n su m e s  
11 p in s  fo r  c o n tro l s ig n a ls  a n d  o th e r  b ia se s . O n c e  p ro g ra m m in g  
is c o m p le te d , th e  a r ra y  n e e d s  o n ly  th re e  o f f -c h ip  b ia se s .
In  o rd e r  to  m a k e  th e  e -p o ts  n o n v o la ti le , w e  u se  f lo a tin g -g a te  
M O S  tra n s is to rs  [1]. A  f lo a tin g  g a te  is a  p o ly s i lic o n  n o d e  s u r ­
ro u n d e d  b y  S i 0 2, tra p p in g  c h a rg e  o n  th e  g a te  in d e fin ite ly . T h e  
flo a tin g  g a te  is  c o n n e c te d  to  th e  n e g a tiv e  in p u t o f  a  h ig h -g a in  
a m p lif ie r  w ith  a  fe e d b a c k  c a p a c ito r  C f .  T h is  e f fe c tiv e ly  p in s  
th e  f lo a t in g -g a te  v o lta g e  a t  Vref , th e  p o s i t iv e  in p u t  to  th e  a m p li­
fier.
A . C o n tro llin g  th e  A r r a y
T h e  e -p o t e le m e n ts  a re  a r ra n g e d  in  a  1-D  a rray , w ith  o n ly  o n e  
o f  th o se  e le m e n ts  b e in g  “ a c tiv e ”  a t  a  g iv e n  tim e . I t  is im p o r ta n t  
to  n o te  th a t  e -p o ts  a re  s till  so u rc in g  v o lta g e  in to  th e  c h ip  w h e n  
th e y  a re  n o t  a c tiv e . T h e  f irs t  c o n tro l s ig n a l is a  c lo c k  th a t  a d ­
v a n ce s  th e  sh if t  re g is te r  d e p ic te d  in  F ig . 2 (b ), c a u s in g  th e  n e x t 
e -p o t  in  th e  a rra y  to  b e c o m e  a c tiv e . T h e  Vout p in  p re se n ts  th e  
o u tp u t  v o lta g e  o f  th e  a c tiv e  e -p o t, w h ile  th e  sy n c  o u tp u t  p re se n ts  
th e  lo g ic  h ig h  s ig n a l w h e n , a f te r  s te p p in g  th ro u g h  th e  e n tire  
a rray , th e  sh if t  r e g is te r  ro lls  o v e r  a n d  th e  f ir s t  e -p o t  b e c o m e s  
a c tiv e  a g a in .
T h e  tu n n e l a n d  in je c t  in p u t  s ig n a ls  c o n tro l  c h a rg e  f lo w  o n to  
a n d  o f f  o f  th e  f lo a tin g  n o d e , w h ic h  in  tu rn  c o n tro ls  th e  o u tp u t 
v o lta g e  o f  th e  am p lif ie r . T u n n e lin g , b y  re m o v in g  e le c tro n s  
fro m  th e  f lo a tin g  g a te , in c re a se s  th e  f lo a tin g -g a te  v o lta g e  a n d  
re d u c e s  th e  o u tp u t  v o lta g e . In je c tio n , b y  p la c in g  e le c tro n s  
o n to  th e  f lo a tin g  g a te , re d u c e s  th e  f lo a tin g -g a te  v o lta g e  a n d  
in c re a se s  th e  o u tp u t  v o lta g e .
F ig . 3 sh o w s a  ty p ic a l tu n n e l/ in je c t  c y c le  fo r  a n  e -p o t  fa b r i­
c a te d  in  a  2 .0 -//m  B iC M O S  p ro c e ss ;  e -p o ts  fa b r ic a te d  in  th e  
1 ,2 -//m  s ta n d a rd  C M O S  p ro c e ss  p e r fo rm e d  sim ila rly . W h ile  
p ro g ra m m in g  in d iv id u a l e -p o ts , w e  m e a s u re d  n o  c ro s s ta lk  to  
o th e r  e -p o ts  d u e  to  tu n n e lin g  o r  in je c tio n  in  e ith e r  o f  th e  tw o  
p ro c e ss e s . F ig . 4  i l lu s tra te s  th e  in d e p e n d e n t  c o n tro l a v a ilab le  
o v e r  th e  in d iv id u a l e -p o ts ;  in  th is  e x a m p le , th e  p o ts  h a v e  b e e n  
p ro g ra m m e d  in  a  c o s in e  p a tte rn . W e  h a v e  se t e -p o ts  to  v o lta g e s  
f ro m  10 m V  a b o v e  g ro u n d  to  th e  p o w e r-su p p ly  ra il.
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Fig. 4. Output voltages from all 39 e-pots from our 1.2-/.tm chip, after each 
Fig. 3. Experimental measurement illustrating e-pot operation. Digital signals element in the array had been programmed to a voltage proportional to the cosine 
c°ntr° l tunneling and hot-electron inj ection, moving the e-pot output voltage up of the e-pot position number. No crosstalk was observed between e-pot elements
or down smoothly. during programming.
B. E le c tr o n  T u n n e lin g  a n d  C a p a c itiv e  C o m p e n sa tio n
T o d e c re a s e  a n  e -p o t’s o u tp u t  v o lta g e , w e  re m o v e  e le c tro n s  
f ro m  its  f lo a tin g  g a te  b y  th e  p ro c e s s  o f  F o w le r -N o rd h e im  tu n ­
n e lin g  [9]. T h is  p ro c e s s  u se s  a  h ig h -v o lta g e  so u rc e  to  c re a te  
a n  e n e rg y  b a r r ie r  th in  e n o u g h  th a t  e le c tro n s  c an  tu n n e l th ro u g h  
th e  g a te  o x id e ; ty p ic a l  tu n n e lin g  v o lta g e s  u s e d  a re  3 5 - 4 0  V  in  
2 .0 -//m  p ro c e s s e s  a n d  2 7 - 3 0  V  in  1 ,2 -//m  p ro c e s s e s  (b a se d  on  
o th e r  m e a su re m e n ts , w e  e x p e c t  tu n n e lin g  v o lta g e s  in  th e  ra n g e  
o f  1 0 -1 2  V  in  0 .5 -/n m  p ro c e sse s ) .
W e  sw itc h  h ig h  v o lta g e s  o n -c h ip  w ith  a  h ig h -v o lta g e  d if fe r ­
e n tia l  a m p lif ie r  b u i lt  w ith  l ig h tly  d o p e d -d ra in  n F E T s , w h ic h  u se  
w e ll  d if fu s io n  a s  th e ir  d ra in  re g io n s  (se e  F ig . 5 ). T h e  re su ltin g  
h ig h -v o lta g e  n F E T s  h a v e  b re a k d o w n  v o lta g e s  g re a te r  th a n  45  
V. In  th e  C M O S  p ro c e ss  w e  u se , i t  is n o t  p o s s ib le  to  c re a te  
h ig h -v o lta g e  p F E T s , so  w e  s im p ly  le t  th e  p F E T s  in  th e  d iffam p  
b re a k  d o w n . T h is  h a p p e n s  a t  a  K is o f  2 0  V, so  o u r  h ig h -v o lta g e  
d iffa m p  c a n n o t  c o m p le te ly  “ tu rn  o ff .”  T h e  o u tp u t  v a rie s  b e ­
tw e e n  a ro u n d  4 0 V  in  th e  “ o n ” m o d e  to  a ro u n d  15 V  in  th e  “o ff” 
m o d e . H o w ev e r, th e  tu n n e lin g  c u r re n t  d e p e n d s  e x p o n e n tia l ly  o n  
th e  r e c ip ro c a l  o f  th e  o x id e  v o lta g e , so  a t  H u n  =  15 V, th e re  is 
n o  o b se rv a b le  tu n n e lin g  c u rre n t.  I t  sh o u ld  b e  n o te d  th a t  a f te r  
th e  e -p o ts  a re  p ro g ra m m e d , th e  tu n n e lin g  v o lta g e  c a n  b e  r e ­
m o v e d  a n d  th e re  is  n o  fu r th e r  n e e d  fo r  a  h ig h -v o lta g e  so u rce . 
B y  sw itc h in g  th e  tu n n e lin g  a n d  in je c tio n  v o lta g e s  lo ca lly , w e  
a c h ie v e  in d iv id u a lly  p ro g ra m m a b le  m e m o ry  c e lls , w ith  n o  n e e d  
fo r  a  g lo b a l e rase .
A  m a jo r  l im ita tio n  o f  f lo a t in g -g a te  m e m o ry  c e lls  th a t  a re  
p ro g ra m m e d  b y  tu n n e lin g  re su lts  f ro m  p a ra s i t ic  c a p a c ita n c e s  
c o u p lin g  b e tw e e n  th e  tu n n e lin g  n o d e  a n d  th e  f lo a tin g  g a te . 
A lth o u g h  th is  c a p a c ita n c e  is  u su a lly  sm a ll  c o m p a re d  to  th e  
to ta l  c a p a c ita n c e  o f  th e  f lo a tin g  g a te , th e  v o lta g e  c h a n g e  a c ro ss  
th is  ju n c t io n  is  la rg e  ( ty p ic a lly  2 5 - 3 5  V ) w h e n  th e  tu n n e lin g  
v o lta g e  is  s w itc h e d  o n  o r  o ff. T h is  v o lta g e  c h a n g e  c o u p le s  
in to  th e  f lo a tin g  g a te , c a u s in g  a  la rg e  v o lta g e  o f fse t  in  th e  
m e m o ry -c e ll  o u tp u t. S in c e  c a p a c ito rs  c o n n e c te d  to  f lo a tin g  
g a te s  a re  d c  e le m e n ts , th is  v o lta g e  o f fse t  d o e s  n o t  d e c a y  b u t
Fig. 5. High-voltage AND gate for connecting and disconnecting high voltages 
to tunneling junctions. Because the required tunneling voltages are often higher 
than the breakdown voltage of the source-drain regions to the substate, we need 
to use high-voltage transistors. A high-voltage transistor is formed by using a 
drain region made from a lightly doped n-well. These transistors should be made 
sufficiently long to eliminate punchthrough effects.
r a th e r  is  p re s e n t  fo r  th e  d u ra tio n  o f  tu n n e lin g . T h is  m a k e s  fo r  
in d ire c t  a n d  a w k w a rd  p ro g ra m m in g .
In  o rd e r  to  m a k e  o u r  m e m o ry  c e lls  “tw e a k a b le ,”  w e  c o m p e n ­
sa te  fo r  th is  e f fe c t b y  sw itc h in g  a  lo w e r v o lta g e  o n  a  la rg e r  c a ­
p a c ito r  in  th e  o p p o s ite  d ire c tio n . W h e n  w e  sw itc h  th e  tu n n e lin g  
ju n c t io n  to  a  h ig h  v o lta g e , w e  s im u lta n e o u s ly  sw itc h  a n o th e r  
n o d e  f ro m  a  p o s i t iv e  “ c o m p e n sa tio n  v o lta g e ” to  g ro u n d . T h is  
n o d e  is  c o u p le d  to  th e  f lo a tin g  g a te  w ith  a  c a p a c ita n c e  th a t  is 
m a n y  t im e s  la rg e r  th a n  th e  tu n n e lin g  ju n c t io n  c a p a c ita n c e . T h e  
c o m p e n sa tio n  v o lta g e  V is  se t  b y  a n  o f f -c h ip  b ia s , so  th e  c a ­
p a c itiv e  c o u p lin g  c a n  b e  p re c is e ly  n u lle d  b y  th e  u se r  (se e  F ig . 6 ). 
T h is  a p p ro a c h  is a  p ra c t ic a l  so lu tio n  fo r  e -p o t  b ia se s  fo r  a  w id e  
r a n g e  o f  C M O S  p ro c e sse s .
6
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Fig. 6. Illustration of compensating for capacitive coupling during tunneling. 
Normally, capacitive coupling through the tunneling junction produces large 
offsets in V'out during tunneling. By tuning V'comp to the correct value, we can 
compensate for this effect.
C. H o t-E le c tro n  In je c tio n
T o in c re a s e  th e  e -p o t  o u tp u t  v o lta g e , w e  c a n  a d d  e le c tro n s  to  
th e  f lo a tin g  g a te  b y  th e  p ro c e ss  o f  h o t-e le c tro n  in je c tio n . T h e re  
a re  tw o  m e th o d s  o f  p e r fo rm in g  h o t-e le c tro n  in je c tio n : o n e  u s in g  
a  p F E T  a s th e  in je c tin g  d e v ic e  a n d  o n e  u s in g  a n  n F E T  (see  
F ig . 7 ). W h ile  a n y  fa b ric a t io n  p ro c e ss  c a n  b e  u se d  to  c re a te  a  
p F E T  in je c to r, n F E T - in je c to r  s tru c tu re s  m u s t  b e  fa b ric a te d  in  a  
B iC M O S  p ro c e ss . A d d itio n a lly , m o d e rn  fa b ric a t io n  p ro c e sse s  
m a k e  u se  o f  s tru c tu re s  su c h  as l ig h tly  d o p e d  d ra in s  a n d  c h a n n e l 
sp a c e rs  th a t, w h ile  m a k in g  i t  p o s s ib le  fo r  n o rm a l C M O S  c irc u its  
to  fu n c tio n  a t su b m ic ro m e te r  fe a tu re  s iz es , p re v e n t  n F E T -in -  
je c to r  s tru c tu re s  f ro m  o p e ra tin g  p ro p e rly . T h e s e  s tru c tu re s  h a v e  
n o  e ffe c t o n  p F E T  in je c to r  s tru c tu re s , w h ic h  h a v e  b e e n  fa b r i­
c a te d  in  p ro c e s s e s  w ith  fe a tu re  s iz e s  as sm a ll  a s  0 .5  / jm .
To p e r fo rm  p F E T  in je c tio n , w e  p la c e  a  la rg e  v o lta g e  (6  V ) 
a c ro ss  th e  so u rc e  a n d  d ra in  o f  a  n o rm a l p F E T , w h ile  h o ld in g  th e  
g a te  v o lta g e  s lig h tly  b e lo w  th a t  o f  th e  so u rc e . H o le s , a f te r  th ey  
h a v e  d if fu se d  a c ro ss  th e  c h a n n e l, a re  e x p o se d  to  h ig h  e le c tr ic  
f ie ld s  a t  th e  d ra in  e d g e  o f  th e  d ra in - to -c h a n n e l  d e p le t io n  re g io n  
a n d  lo se  la rg e  a m o u n ts  o f  p o te n tia l  e n e rg y  as th e y  d ro p  to  th e  
d ra in  v o lta g e . S o m e  o f  th e s e  h o le s  s tr ik e  S i a to m s in  th e  s e m i­
c o n d u c to r  la tt ic e , g e n e ra tin g  a n  e le c tro n -h o le  p a ir  v ia  h o t-h o le  
im p a c t  io n iz a tio n . T h e s e  e le c tro n s  tra v e l b a c k  in to  th e  c h a n n e l 
re g io n , g a in in g  e n e rg y  a s  th e y  g o . W h e n  th e ir  k in e t ic  e n e rg y  
e x ce ed s  th e  3 .1 -e V  s i l ic o n -s i l ic o n -d io x id e  e n e rg y  b a rrie r , th e  
“h o t” e le c tro n s  c a n  b e  in je c te d  in to  th e  o x id e  a n d  tra n s p o r te d  to  
th e  f lo a tin g  g a te  [4].
To p e r fo rm  n F E T  in je c tio n , w e  u se  a  p - ty p e  b a se  im p la n t  to  
c re a te  a n  n F E T  w ith  a  h ig h  th re s h o ld  v o lta g e  (a ro u n d  6  V ). T h is  
im p la n t  is o n ly  a v a ila b le  in  B iC M O S  p ro c e sse s , w h ic h  is w h y  
w e  a re  re s tr ic te d  to  th o se  p ro c e sse s  i f  w e  w ish  to  u se  n F E T -in -  
je c to r  s tru c tu re s . W e  c a n  o p e ra te  th is  d e v ic e  in  su b th re sh o ld  
w ith  a  g a te  v o lta g e  o f  5 .5  V  a n d  in je c t  e le c tro n s  to  th e  f lo a tin g  
g a te  b y  ra is in g  th e  d ra in  v o lta g e  to  4  V. E le c tro n s  a p p ro a c h in g  
th e  d ra in  g a th e r  e n e rg y  f ro m  th e  s tro n g  e le c tr ic  f ie ld , a n d  so m e  
g a in  e n o u g h  e n e rg y  to  su rm o u n t th e  3 .1 -e V  e n e rg y  b a r r ie r  im -
(b )
Fig. 7. Two methods for hot-electron injection programming. In both cases, an 
inverter is used in the compensation circuitry to offset the capacitive coupling 
into the floating gate through the drain-to-channel capacitor. Since we operate 
the MOSFETs in subthreshold, the overlap gate-to-drain capacitance is fixed, 
and therefore the matching in compensation circuitry is limited to gate-capacitor 
matching. (a) An nFET injection mechanism. (b) A pFET injection mechanism.
p o se d  b y  th e  g a te  o x id e . T h e se  “h o t”  e le c tro n s  a re  a tt ra c te d  to  
th e  f lo a tin g  g a te , w h ic h  is  m o re  p o s i t iv e  th a n  th e  d ra in . B e c a u se  
th e  f lo a tin g  g a te  m u s t  b e  a ro u n d  5 .5  V, w e  u se  a  6 -V  p o w e r  
su p p ly  fo r  th e  e -p o t a n d  se t  th e  f lo a tin g -g a te  v o lta g e  w ith  th e  
fe e d b a c k  c irc u it  d e sc rib e d .
In  b o th  m e th o d s  o f  in je c tio n , sw itc h in g  th e  in je c tio n  p ro c e ss  
o n  c a u se s  a  s te p  c h a n g e  in  c h a n n e l v o lta g e , w h ic h , b y  c a p a c ­
itiv e  c o u p lin g , c a u se s  a n  o f fse t  in  th e  f lo a t in g -g a te  v o lta g e . 
D ra in - to -g a te  o v e r la p  c a p a c ita n c e  c o n tr ib u te s  a d d itio n a l c o u ­
p lin g  to  th e  f lo a tin g  n o d e . T o  c o u n te ra c t  th e s e  e ffe c ts , w e  tie  
th e  sw itc h in g  n o d e  to  th e  in p u t  o f  a n  in v erte r, th e  o u tp u t  o f  
w h ic h  is  a lso  c a p a c itiv e ly  c o u p le d  to  th e  f lo a tin g  g a te . B y  
a d ju s tin g  th e  s iz e  o f  th is  c o u p lin g  c a p a c ito r  p r io r  to  fa b ric a tio n , 
w e  c a n  tu n e  th e  sy s te m  to  re je c t  in je c tio n  o f fse t fo r  a  sp e c if ic  
c o m b in a tio n  o f  p o w e r-su p p ly  a n d  in je c tio n  v o lta g e s . T h e  
re su ltin g  c o m p e n sa tio n  sy s te m  w o rk s  w e ll  w ith in  th a t n a r ro w ly  
d e f in e d  v o lta g e  ra n g e , b u t  as e ith e r  v o lta g e  is  c h a n g e d , th e  
o f fse t  v o lta g e  b e c o m e s  s ig n if ic a n t. In  p r in c ip le , w e  c o u ld  
c o m p e n sa te  fo r  th is  o f fs e t  in  th e  sa m e  w a y  th a t  w e  d e a l w ith  
tu n n e lin g  o ffse t, b u t  to  d o  so, w e  w o u ld  n e e d  to  su p p ly  a n o th e r  
o f f -c h ip  b ia s .
III. CIRCUIT PERFORMANCE
In  th is  se c tio n , w e  d isc u ss  p e rfo rm a n c e  issu e s  o f  u s in g  th ese  
e -p o t  e le m en ts :
1) p ro g ra m m in g  a c c u ra c y  a n d  p re c is io n ;
2 ) o u tp u t  v o lta g e  n o is e ;
3) o u tp u t  v o lta g e  p o w e r-su p p ly  re je c tio n ;
4 )  lo n g - te rm  d r if t  o f  th e  o u tp u t  v o lta g e .
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In  a ll  c a se s , th e  1 .2 -/m i n F E T - in je c to r  a n d  2 .0 - / /m  p F E T -in -  
j e c to r  s tru c tu re s  sh o w e d  s im ila r  p e r fo rm a n c e .
A. P ro g ra m m in g  A c c u ra c y  a n d  P re c is io n
In  o rd e r  to  p ro g ra m  v o lta g e s  p re c ise ly , w e  u s e d  a  c o m p a ra to r  
in  a  fe e d b a c k  lo o p  w ith  th e  e -p o t  o u tp u t  v o lta g e , so  th a t  th e  tu n ­
n e lin g  o r  in je c tio n  c o n tro ls  w e re  tr ig g e re d  b y  th e  c o m p a ra to r  
o u tp u t. T h e  o n ly  l im ita t io n  o f  th is  te c h n iq u e  is th e  o f fse t  v o lta g e  
o f  th e  c o m p a ra to r , ty p ic a lly  le s s  th a n  5 m V  fo r  th e  p a r tic u la r  
c irc u it  th a t  w e  u se d . In  o rd e r  to  m e a su re  th e  a c c u ra c y  o f  th e  
m e m o ry  ce ll, w e  p ro g ra m m e d  th e  sa m e  v o lta g e  m u lt ip le  tim e s  
a n d  m e a s u re d  th e  e r ro r  b e tw e e n  th e  re su ltin g  v o lta g e  a n d  th e  
r e fe re n c e  v o lta g e . T o  q u a n tify  p re c is io n , w e  c o m p u te d  th e  s ta n ­
d a rd  d e v ia tio n  o f  th e  re su ltin g  v o lta g e s .
T o  m e a su re  th e  a c c u ra c y  a n d  p re c is io n  o f  th e  e -p o t o u tp u t  
o v e r  a  w id e  r a n g e  o f  ta rg e t  v o lta g e s , w e  p ro g ra m m e d  a  s in g le  
p F E T - in je c to r  e -p o t  to  p ro d u c e  a  se r ie s  o f  7 9  v o lta g e s , u n i­
fo rm ly  sp a c e d  b e tw e e n  0 .6  a n d  4 .4  V. A t  e a c h  s tep , w e  r e c o rd e d  
b o th  th e  ta rg e t v o lta g e  a n d  th e  a c tu a l o u tp u t. P e rfo rm in g  th is  
p ro c e d u re  6 4  tim e s , w e  fo u n d  re m a rk a b ly  lit t le  d e v ia tio n  fro m  
id e a l p e r fo rm a n c e  a c ro ss  th e  te s te d  ra n g e . F ig . 8  sh o w s th e  r e ­
la tio n sh ip  b e tw e e n  ta rg e t v o lta g e  a n d  m e a n  o u tp u t  v o lta g e . A  
s tra ig h t- l in e  f i t  to  th e s e  p o in ts  sh o w s a  g a in  e r ro r  o f  0 .0 5 % .
W e o b se rv e d  a  1 9 .3 -m V  d c  o f fse t  b e tw e e n  th e  ta rg e t v o lta g e  
a n d  th e  a c tu a l  o u tp u t, w h ic h  c a n  b e  a tt r ib u te d  to  im p e r fe c t  c o m ­
p e n sa tio n  fo r  th e  o f fse t in  th e  o u tp u t  v o lta g e  th a t  tak e s  p la c e  
d u rin g  in je c tio n . T h e  in je c tio n  c o m p e n sa tio n  c a p a c ito r  b e in g  
u se d  in  th e  p F E T - in je c to r  c irc u it  w a s  s iz e d  to  c o m p e n sa te  fo r  
th e  sw itc h in g  o f  a n  in je c tio n  v o lta g e  ro u g h ly  e q u a l  to  th e  su p p ly  
v o lta g e  fo r  th e  r e s t  o f  th e  c h ip . T h e se  m e a su re m e n ts  w e re  tak e n  
w ith  a n  in je c tio n  v o lta g e  o f  9  V  a n d  a  su p p ly  v o lta g e  o f  5 V — a  
m u c h  g re a te r  d if fe re n c e  th a n  o r ig in a lly  in te n d e d . F u r th e r  te s tin g  
h a s  sh o w n  th a t  re d u c in g  th e  d if fe re n c e  b e tw e e n  th e  tw o  v o lta g e s  
d o e s , in  fa c t, re d u c e  th e  d c  o f fse t  e rro r. In  fu tu re  re v is io n s , s tep s 
c a n  b e  ta k e n  to  re d u c e  th is  e r ro r  d e sp ite  th is  v o lta g e  d iffe re n c e , 
ra n g in g  f ro m  a n  a d ju s ta b le  c o m p e n sa tio n  b ia s  (as is  c u rre n tly  
b e in g  u se d  in  th e  tu n n e lin g  c o m p e n sa tio n  c irc u itry )  to  a  c a p a c ­
ito r  s iz e d  to  c o m p e n sa te  fo r  w h a te v e r  v o lta g e  d if fe re n c e  is  e x ­
p e c te d  in  th e  f in a l a p p lic a tio n .
F ig . 9  sh o w s h o w  th e  o b se rv e d  o u tp u t  e r ro r  v a rie s  as a  fu n c ­
t io n  o f  th e  ta rg e t v o lta g e  o n c e  th e  p re v io u s ly  m e n tio n e d  d c  o ffse t  
h a s  b e e n  re m o v e d . T h e  v e r tic a l b a rs  sh o w  th e  s ta n d a rd  d e v ia ­
tio n  o f  th e  e r ro r  o v e r  6 4  tr ia ls , w h ile  th e  p o in ts  sh o w  th e  m in ­
im u m  a n d  m a x im u m  o b se rv e d  e rro rs . T h e re  is  a  sy s te m a tic  in ­
c re a se  in  th e  e r ro r  a s  th e  ta rg e t v o lta g e  in c re a s e s , d u e  to  th e  f i­
n i te  c o m m o n -m o d e  re je c t io n  ra tio  o f  th e  o u tp u t  am p lif ie r . A s 
th e  o u tp u t  v o lta g e  sh ifts  in  r e sp o n se  to  in je c tio n  sw itc h in g , th e  
g a in  a p p lie d  to  th a t  sh if t  is , to  so m e  d e g ree , a  fu n c tio n  o f  th e  
o u tp u t  v o lta g e .
F ig . 10 sh o w s th e  d is tr ib u tio n  o f  o u tp u t  e rro rs  a f te r  m u lt ip le  
a tte m p ts  to  so u rc e  a  g iv e n  ta rg e t  v o lta g e  (3 .0  V ) fo r  e -p o ts  u s in g  
b o th  n F E T - in je c to r  a n d  p F E T - in je c to r  s tru c tu re s . I t  a lso  sh o w s 
th e  d is tr ib u tio n  o f  e rro rs  w h e n  a tte m p tin g  to  tu n n e l to  a  ta rg e t. 
T h e  s ta n d a rd  d e v ia tio n s  o f  4 5 0  /nV fo r  n F E T  in je c tio n  a n d  4 7 0  
/nV fo r  tu n n e lin g  c o rre sp o n d  to  g re a te r  th a n  1 3 -b it p re c is io n  
o v e r  th e  6 -V  o p e ra tin g  ra n g e  o f  th e  e -p o t. T h e  p F E T  in je c tio n  
e -p o t  d e m o n s tra te d  a  s ta n d a rd  d e v ia tio n  o f  175 / / V o v e r  its  5 -V  
o p e ra tin g  ra n g e , g iv in g  a n  e ffe c tiv e  p re c is io n  o f  14.8 b it. W e
0.5 1 1.5 2 2.5 3 3.5 4 4.5
Target Voltage (V)
Fig. 8. Accuracy of programming 79 different voltages to the same e-pot 
element. The response follows a nearly straight line; the gain error is roughly 
0.05% across the observed output range.
0.5 1 1.5 2 2.5 3 3.5 4 4.5
Target Voltage (V)
Fig. 9. Deviation of the e-pot programming voltages from their target voltages. 
We clearly see the 0.05 gain error in this plot. There is a systematic increase 
in the error as the target voltage increases, due to offset dependence in our 
amplifier circuit, responding to the injection switching offset [11]. We show 
how the observed output error varies as a function of the target voltage. The 
vertical bars show the standard deviation of the error over 64 trials, while the 
points show the minimum and maximum observed errors. This deviation comes 
from noise in both the floating-gate amplifier and the instrumentation circuitry.
m a d e  n o  a tte m p ts  to  m e a su re  th e s e  d a ta  in  a  lo w -n o ise  e n v iro n ­
m e n t, so  th is  n u m b e r  is m e re ly  a  lo w e r  b o u n d  o n  e -p o t p re c is io n .
To v e r ify  th e  a b il i ty  o f  th e  e -p o t s tru c tu re  to  p ro v id e  b ia s  c u r ­
re n ts , as w e ll  as b ia s  v o lta g e s , th e  o u tp u t  o f  o n e  e -p o t  e le m e n t 
w as  t ie d  to  a  c u r re n t  so u rc e . F ig . 11 sh o w s th e  o u tp u t  c u r re n t  as 
a  fu n c tio n  o f  th e  e -p o t  o u tp u t  v o lta g e , d isp la y in g  b o th  th e  su b ­
th re s h o ld  e x p o n e n tia l  I - V  re la tio n s h ip  a n d  th e  q u a d ra t ic  I - V  
re la tio n s h ip  c h a ra c te r is tic  o f  a b o v e - th re s h o ld  o p e ra tio n .
B. E -P o t O u tp u t N o ise
T h e  to ta l  ro o t  m e a n  sq u a re  n o is e  p re s e n t  o n  th e  e -p o t- s u p ­
p lie d  o u tp u t  v o lta g e  w as  o n  th e  o rd e r  o f  1 - 2  m V . In  o rd e r  to
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Fig. 11. Measurements from using an e-pot for programming a current 
source. This application shows that we can program through the subthreshold 
and above-threshold regimes.
Fig. 10. (a) Histogram for programming with nFET hot-electron 
injection— 100 trials. (b) Histogram for programming with pFET hot-electron 
injection—64 trials. (c) Histogram for programming with tunneling— 100 
trials. In all cases, the target voltage was 3.0 V. All three processes give a 
precision (V'dd range divided by cr) of greater than 13 bit; pFET injection gives 
the highest precision, with nearly 15 bit.
d e te rm in e  th e  n o is e  c o m p o n e n ts  p re s e n t  in  th e  e -p o t v o lta g e , 
w e  m e a s u re d  th e  f re q u e n c y  sp e c tru m  o f  a  p F E T - in je c to r  e -p o t 
o u tp u t. T h e  re su ltin g  sp e c tru m , sh o w n  in  F ig . 12, sh o w s c o n v e n ­
t io n a l 1 / /  n o ise , w h ic h  d o m in a te s  a t  lo w  fre q u e n c ie s , as w e ll 
as th e rm a l d e v ic e  n o is e  a t  h ig h e r  f re q u e n c ie s . T h is  n o is e  c o u ld  
b e  r e d u c e d  b y  u s in g  la rg e r  tra n s is to rs  in  th e  o u tp u t  tra n s c o n ­
d u c ta n c e  a m p lif ie r , a t  th e  c o s t  o f  in c re a s in g  th e  e -p o t  e le m e n t 
s iz e  a n d  th e re b y  re d u c in g  th e  n u m b e r  o f  e -p o ts  th a t  c o u ld  b e  
p la c e d  o n  a  s in g le  c h ip . T h e s e  n o is e  p ro p e rt ie s  a re  s im ila r  to  
o th e r  f lo a t in g -g a te  a m p lif ie rs  [13], [12]. W e  sh o w e d  e ls e w h e re  
th a t  th e  tu n n e lin g  a n d  in je c tio n  p ro c e s s e s  d o  n o t  c o n tr ib u te  s ig ­
n if ic a n tly  to  th e  n o is e  lev e ls  [13].
W e  w a n t to  in v e s tig a te  h o w  c h a n g in g  th e  e -p o t  d e s ig n  w ill 
c h a n g e  th e  a m o u n t o f  o u tp u t  n o ise . F o llo w in g  [14] a n d  [12], w e  
c a n  m o d e l  th e  th e rm a l n o is e  c o m p o n e n t  i 0 o f  a  su b th re sh o ld  
M O S F E T s  c h a n n e l  c u r re n t  b y
(1 )
T h e  so u rc e  o f  n o is e  f ro m  th e  e -p o t  c o m e s  d ire c tly  f ro m  th e  n o ise  
g e n e ra te d  f ro m  th e  w id e -o u tp u t  r a n g e  t ra n s c o n d u c a n c e  a m p li­
f ie r  [10]; th e  e -p o t  o u tp u t  n o is e  is  d u e  to  th e  e ffe c t o f  se v e ra l 
n F E T s  a n d  p F E T s . W e  u se  th e  r e s u l t  th a t  th e  e ffe c tiv e  c u rre n t  
n o is e  o f  th is  tra n s c o n d u c ta n c e  a m p lif ie r  is  ro u g h ly  5 .3  tim e s
Fig. 12. Noise spectrum from an on-chip e-pot cell. We see two types of noise: 
the conventional 1 / /  noise at low frequencies and the 1 / /C 1/ 2) thermal noise 
characteristic of pFETs operating in weak or moderate inversion. We also plot 
lines showing curve fits to these regions of noise.
th a t o f  th e  b ia s  c u r re n t  t r a n s is to r  [15]. W e  c o m p u te  th e  o u tp u t 
v o lta g e  n o is e  f ro m  th e  in p u t  c u r re n t  n o is e  a n d  th e  a m p lif ie r ’s 
e ffe c tiv e  tra n s c o n d u c ta n c e . T h e  f lo a tin g -g a te  v o lta g e  is  re la te d  
to  th e  o u tp u t  v o lta g e  th ro u g h  a  c a p a c itiv e  v o lta g e  d iv id e r. T y p ­
ica lly , th e  p a ra s i t ic  c a p a c ita n c e  a t  th e  f lo a tin g  g a te  is 2 0 %  o f  
th e  fe e d b a c k  c a p a c ita n c e  b e tw e e n  th e  f lo a tin g  g a te  a n d  o u tp u t; 
th e re fo re , th e  e ffe c tiv e  t ra n s c o n d u c ta n c e  o f  th e  in p u t  n F E T s  is 
ro u g h ly  2 0 %  les s  th a n  ty p ic a l n F E T  d e v ic e s . U s in g  th is  re d u c e d  
tra n s c o n d u c ta n c e , w e  e x p re ss  th e  s ig n a l p o w e r  o f  th e  o u tp u t- re ­
fe rre d  v o lta g e  n o is e  l j ' lt as
5.3 i l
(2)
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j. W e  c a n  c a lc u la te  d ire c tly  th e  n o is e
10.6gJ
(3)
w h e re  r h is  ( C L +  C f ) /  
p e r  u n it  b a n d w id th  as
t i t
F ro m  th is  e x p re ss io n , w e  c a n  c a lc u la te  th e  to ta l  o u tp u t-n o ise  
p o w e r  as
f o2ut =  J ™ ____1
w h ic h  e v a lu a te s  to
■ d f (4)
(5)
T h e  lo w e s t  to ta l  o u tp u t-n o is e  p o w e r  o c c u rs  a t  s u b th re sh o ld  c u r ­
re n t  b ia s e s . T h e  to ta l  o u tp u t-n o is e  p o w e r  is  in v e rse ly  p ro p o r ­
tio n a l to  C L +  C f ;  th e re fo re , a  la rg e r  c a p a c ito r  c a n  b e  u se d  to  
d e c re a s e  th e  to ta l  n o ise .
N o w , w e  w o u ld  l ik e  to  c a lc u la te  th e  d y n a m ic  r a n g e  o f  
a n  e -p o t. W e  d e f in e  d y n a m ic  r a n g e  (D R ) a s  th e  ra tio  o f  th e  
m a x im u m  p o s s ib le  l in e a r  o u tp u t  sw in g  to  th e  to ta l  o u tp u t-n o is e  
p o w er. F o r  a  5 -V  su p p ly , w e  c a n  a s su m e  c o n se rv a tiv e ly  th a t w e  
h a v e  a  4 -V  l in e a r  r a n g e  ( l max )• W ith  th is  d e f in itio n , a n d  a s ­
su m in g  th a t  th e  e -p o t  is b ia s e d  in  su b th re sh o ld  I / g m =  Ut / k , 
w e  c a n  e x p re ss  th e  e -p o t  d y n a m ic  r a n g e  as
V 2





w h ic h  is s im ila r  to  th e  fo rm  fo r  d y n a m ic  ra n g e  fo r  th e  w id e - 
l in e a r- ra n g e  a m p lif ie r . U s in g  ty p ic a l C f  c a p a c ito rs  o f  2  p F  a t  
ro o m  te m p e ra tu re  ( T  =  3 0 0 K ), w e  c a lc u la te  th e  d y n a m ic  ra n g e  
as a p p ro x im a te ly  e q u a l to  8 4  dB  (1 4  b it) .
C. P o w e r -S u p p ly  R e je c t io n
F ig . 13 sh o w s h o w  th e  e -p o t o u tp u t  v o lta g e  c h a n g e s  in  
r e sp o n se  to  v a r ia tio n  in  th e  p o w e r-su p p ly  v o lta g e . A s  th e  
su p p ly  v o lta g e  d e c re a se s , th e  o u tp u t  v o lta g e  in c re a se s  lin ea rly , 
w ith  a  p o w e r-su p p ly  re je c t io n  ra tio  (P S R R ) o f  39  d B . T h is  is 
a n o th e r  a d v a n ta g e  th e  e -p o t  s tru c tu re  h a s  o v e r  a  c o n v e n tio n a l 
b a n k  o f  p o te n tio m e te rs , e a c h  o f  w h ic h  h a s  a n  a v e ra g e  P S R R  
o f  6  d B . S in c e  th e  o u tp u t  tra n s c o n d u c ta n c e  a m p lif ie r  is th e  
o n ly  e -p o t  c o m p o n e n t w ith  a  d ire c t  c o n n e c tio n  to  th e  su p p ly  
v o lta g e , w e  b e lie v e  th a t th e s e  v a r ia tio n s  a re  d u e  e n tire ly  to  th is  
am p lif ie r . B y  o p tim iz in g  d e v ic e  le n g th s , a n d  th e re b y  in c re a s in g  
th e  o u tp u t  a m p lif ie r ’s o p e n - lo o p  g a in , th e  P S R R  c o u ld  b e  
fu r th e r  in c re a se d , a t  th e  c o s t  o f  in c re a s in g  th e  s iz e  o f  e a c h  e -p o t 
e le m en t.
D . L o n g -T e rm  D r if t  o f  th e  O u tp u t V o ltage
O n c e  a  v o lta g e  h a s  b e e n  p ro g ra m m e d , i t  is im p o r ta n t  th a t  i t  
r e m a in  s ta b le  fo r  lo n g  p e r io d s  o f  tim e . T o te s t  th e  e -p o t’s s ta ­
b ility , w e  m o n ito re d  th e  o u tp u t  v o lta g e  o f  a  s in g le  e -p o t  o v e r  a  
7 0 -h  p e r io d . T h e  o u tp u t  v o lta g e  in c re a s e d  a lm o s t  2 0  m V  in  th e  
f i r s t  3 6 - 4 0  h , a f te r  w h ic h  i t  s e t tle d  to  a  s ta b le  v a lu e . T h is  in i­
tia l in c re a s e  a p p e a rs  to  b e  d u e  to  e le c tro n  d e tra p p in g , as e le c ­
tro n s  th a t  h a d  b e c o m e  tra p p e d  in  th e  g a te  o x id e  d u r in g  in je c tio n  
s lo w ly  w o rk e d  th e ir  w a y  o u t  o f  th e  o x id e  a n d  in to  th e  f lo a tin g
Fig. 13. Deviations from ideal output voltage due to changes in the 
power-supply voltage. All e-pot bias voltages, which are ground referenced, 
were fixed for these measurements.
g a te  i ts e lf . A f te r  4 0  h , th e  p o p u la t io n  o f  t r a p p e d  e le c tro n s  h as  
b e e n  s ig n if ic a n tly  re d u c e d , a n d  th e  o u tp u t  v o lta g e  s ta b iliz e s .
IV. CONCLUSIONS
W e h a v e  b u ilt  a n d  te s te d  tw o  a rra y s  o f  n o n v o la ti le  a n a lo g  
V L S I m e m o ry  c e lls  c a p a b le  o f  g re a te r  th a n  1 3 -b it p re c is io n . T h e  
a n a lo g  v a lu e s  a re  s to re d  a s  c h a rg e  o n  a  f lo a tin g  g a te , w h ic h  is 
m o d if ie d  th ro u g h  F o w le r -N o rd h e im  tu n n e lin g  a n d  h o t-e le c tro n  
in je c tio n  u s in g  e ith e r  a n  n F E T - in je c to r  o r  p F E T - in je c to r  s tru c ­
tu re . T h e  c e lls  a re  in d iv id u a lly  a d d re s s a b le  a n d  a re  c a p a b le  o f  
so u rc in g  p re c is e ly  c o n tro l le d  v o lta g e s  fo r  lo n g  p e r io d s  o f  t im e  
w ith  v e ry  lit t le  n o is e  o r  d r if t  a n d  a  h ig h  d e g re e  o f  p o w e r  su p p ly  
n o is e  re je c tio n .
W e h a v e  d e m o n s tra te d  th e  a b ili ty  o f  th e s e  s tru c tu re s  to  p ro ­
v id e  b ia s  v o lta g e s  a n d  b ia s  c u rre n ts . W e  in te n d  to  u se  th e m  to  
a llo w  th e  c o n s tru c tio n  o f  c o m p le x  a n a lo g  a n d  m ix e d -m o d e  c ir ­
c u its  w i th o u t  sa c rif ic in g  a n  e x c e ss iv e  n u m b e r  o f  p in s  fo r  se ttin g  
c irc u it  b ia se s . T h e y  w ill  a lso  g re a t ly  s im p lify  b o a rd  lay o u t, as 
a  la rg e  n u m b e r  o f  p o te n tio m e te rs  c a n  b e  re p la c e d  b y  a  s im p le  
d ig ita l  c o n tro l  sy s te m . T h e s e  a rra y s  h a v e  b e e n  la id  o u t  in  a  s ta n ­
d a rd  f ra m e  a n d  fa b ric a te d  in  c o m m e rc ia l ly  a v a ila b le  2 .0 -/n m  
B iC M O S  a n d  1 ,2 -//m  a n d  ().8 -//in  C M O S  p ro c e sse s .
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